




SYSTEM PAGE REF.	
PAGE	Content
1	Block Diagram
2	System Setting
3	CPU_DISPLAY
4	CPU_DDR4
5	CPU_LPC, SPI, SMB, CLKIN
6	CPU_POWERS
7	CPU_XDP
8	CPU_MISC, JTAG
9	CPU_CFG, RSVD
10	CPU_POWER_CAP
11	TST_Alginate-Ridge
12	TST_TPS659824Type C
13	DDR4_TERMINATION
14	DDR4_ON-BOARD_A
15	DDR4_SO-DIMM_B
16	DDR4_CA_DQ_VOLTAGE
17	CPU_PCH_CR12, BMC
18	CPU_PCH_GPIO1, GPIO, MISC
19	CPU_PCH_AUDIO, SDO, SDMC
20	CPU_PCH_PCIE, USB, SATA
21	CPU_PCH_CLOCK SIGNALS, RTC
22	CPU_PCH_PTS_POWER
23	CPU_PCH_POWERS_GND
24	CPU_PCH_POWERS_GND
25	PCH-SPI ROM, OTP
26	SEC_TPS65982
27	SEC_TP_SPM
28	RST_Reset Circuit
29	AUD-ALC295++
30	AUD-HEADPHONE & SPEK
31	MIC-IN, SMD_TAS5768M
32	SDG_Debug
33	CHT_LCD_Panel_CHG5_CMIC
34	HDMI Level Shift
35	FAN_Thermal Sensor
36	NOFF SSD
37	G-SENSOR
38	MLAN(SLIP)
39	RED CON
40	LED_Indicator
41	SSD_Discharge
42	PROTECT
43	FW_DIS JACK / BAT CON
44	ME_Conn & Slave Role
45	S to B CONN
46	USB3 CON
47	VGA_PCI-EXPRESS (1)++
48	CPU_PW-TP, GDSB (2)++
49	FRAME_BUFFER-A (3)++
50	FRAME_BUFFER-B (4)++
51	VGA_CR2/USDS (5)++
52	VGA_GPIO/INT/DP (6)++
53	VGA_XTAL/STRAPPING (7)++
54	VGA_PWG/GSD (8)++
55	FRAME_CAP
56	080_PW_KABY LAKE-U(1)
57	081_PW_KABY LAKE-U(2)
58	082_PW_+1.0VSUS / +1.8VSUS
59	083_PW_+1.5VS
60	084_PW_+1.2V/VTTH+2.5V
61	085_PW_+3VADSW+VSUS
62	086_PW_LOAD SWITCH
63	087_PW_CHARGER
64	088_PW_PROTECTION
65	089_PW_NVVDD (RT819 2Phase)
66	090_PW_NVVDD (RT819A 1Phase)
67	091_PW_NVVDD (RT819A 1Phase)
68	092_PW_FBVDD (RT819A 1Phase)
69	093_PW_FBVDD (RT819A 1Phase)
70	100_AC Power On Timing
71	101_POWER-ON SEQUENCE
72	102_History

UX562FD SCHEMATIC Revision 2.0


BLOCK DIAGRAM




Power	
+VCCORE	Page 82
+VCCGT+VCCSA	Page 82
+1.0VSUS/+1.8VSUS	Page 82
+1.5VS	Page 82
+1.2V / +VTTH+2.5V	Page 82
+3VADSW+VSUS	Page 82
Load Switch	Page 82
Charger	Page 82
+NVVDD	Page 82
+NVVDD	Page 82
+FBVDD	Page 82

Page 1	Title : Block Diagram
Page 2	Engineer : EE
Page 3	UX562FD


UX361UD SMBus and I2C Topology





GPU Power Up Power Rail Sequence



GC6 2.1 Entry/Exit Timing



GPU Power Down Sequence






Main Board

Display Port


A	EDP
B	Type C (DP)
C	HDMI

Intel Version	ASUS P/N
ES-0	01001-01540000




DDPC NC when no use KBL PDG R0.9 P.200

DDI Enable pull up. Disable NC.



	HDMI
DDI_0	Lane2
DDI_1	Lane1
DDI_2	Lane0
DDI_3	CLK



Standard Name: **ASUS** Project Name: **UX562FD** Rev: **R2.0**

Title: **CPU DISPLAY**







Site: **Custom** Dept: **NAI-REUSE1** Engineer: **Ryan_Chang**

Date: **Friday, July 13, 2018** Sheet: **5** of **102**

Non-Interleaved

14 H_A_000010
16 H_A_000010

14 H_A_000010
16 H_A_000010
18 H_A_000010




Client Name

ASUS		Title : CPU_0000	
Rev	001	Engineer	Ryan_Chang
Rev	001	Rev	001
Date : 2023.10.10		Sheet : 1 of 10	





Main Board



On Package Cache resistance Compensation from processor: Refer to the appropriate platform design guide for implementation details and values. Unconnected for Processors without OPC.

No OPC Check remove 且R0811 R0810量測兩端為0V 0126












©2018 ASUSTeK Computer Inc.

ASUS		Project Name	Rev.
UX562FD			R2.0
Title: CPU_MSC_JTAG.CLK			
Size	Dept.: NBI-ROG&C	Engineer: Ryan_Cheng	
Date: Friday, July 13, 2018	Drawn: S	of 100	






ASUS		Project Name	Rev
UX562PD			R2.0
Title : CPU_POWER_CAP			
Drawn	Dept:	Engineer:	
By	1601-023002-1	Ryan_Chang	
Date: Friday, July 13, 2018	Sheet	10	of 102





待確認...



待確認...






Figure 4-5B. KBL U DDR4 x16 Devices Memory Down VREF_CA Overview




Copyright Notice

ASUS		Project Name	Rev.
		UX562FD	Rev. 1
Title : DDR4 CA DQ VOLTAGE			
Doc. Control	Dept.: HW DESIGN	Engineer: Ryan_Chang	
Date: 2016.05.10.2016	Drawn: 18	of 100	



Refer to VDD 0.8: Resistor values should be 33 ohms for both 3.3V and 1.8V bus voltage













FIG 0-552 Any component, alteration, and misconnection (including signal lines) may be built as per comments at the BOM table on this platform.





For 3V3 delay circuit, which is a 100nF capacitor, the time constant is 10ms. For 3V3 delay circuit, which is a 100nF capacitor, the time constant is 10ms. For 3V3 delay circuit, which is a 100nF capacitor, the time constant is 10ms.




Supply	Value	Quantity	Type	Notes
U00A1CM1L0V1_105 (R1_CM1) Note 1, 3	2.2 uF	1	Thermistor Inductor 0002	Rated at least 100 mV (DCR = 0.3 Ohm +/- 20%)
	47 uF	1	Filter Capacitor 0002	ESR rating capacitor recommended
U00A1H1V1L1_105 (R1_H1) Note 1, 3	2.2 uF	1	Thermistor Inductor 0002	Rated at least 100 mV (DCR = 0.3 Ohm +/- 20%)
	47 uF	1	Filter Capacitor 0002	ESR rating capacitor recommended

1. ... Hexachloride is only. Does not need to be stored.
2. 60 capacitors are made from various isolated capacitance.
3. In 220V-1800V caps can sufficiently be used instead of 1x 47 of 1800 caps. Caps should be with VFR bipolarized characteristics.







Title : CPU_PCH_POEWR.GND		Rev : P2.0
Size : 0	Dept : NBT-ADMM01	Engineer : Ryan_Chang
Date : Friday, July 13, 2018	Sheet : 27	of : 102




Click touch Pad Connector


TP 要用 12018-00211200 要取名+3V_TPC08
 7/2/2015 交上件: R3113, R3114, R3138, R3139, R2112
 或不上件: R3113, R3130




Reserved for EMI







Copyright Reserved





<Variant Name>

		Project Name UX562FD	Rev R2.0
Title : RST_Reset Circuit			
Size A	Dept.: NB1-RD3EE1		Engineer: Ryan_Chang
Date: Friday, July 13, 2018	Sheet 32 of 102		











CHG_IN	CHG	TI CONFIG
0	0	Default USB power
0	1	1.5A @5V
1	0	Default USB power
1	1	3A @5V



USB3.1 Gen2/Gen1 Redriver:
06113-00270000 VER1.0W P13MGT004EMX


Stim = 0.37A







DETECTION (Normal Open Type) For 5-Pin Jack Design


192 Ryan
change to normal open type




HP CONN








Global Headset
Normal OPEN
Supported: iPhone/Nokia headset, headphone




HP ESD Protect




Project Name		Rev.
UX562FD		001
Title : AUD Headphone		
Dept.:	NOI-ROGEE1	Engineer: Ryan Chang
Date: Friday, July 13, 2018	Sheet: 38	of 100






2nd Camera Connector




Check spec pin define.

LPC Debug Port



DIMM Debug Port




Main Board



<Variant Name>

ASUS		Project Name	Rev
		UX562FD	R2.0
Title : BUG_Debug			
Size	Dept.:	Engineer:	
A	NB1-RD3EE1	Ryan_Chang	
Date: Friday, July 13, 2018	Sheet	44	of 102



HDMI Acv e-Level Shi




Main Board

Close to CONNECTOR

Sheet CON 04801




choke list: 09C092090330
Zst: 09C092090109






HDD

11/8 Ryan Check Pin define



12016-00073400

EMI solution




For HDD DEVSLP



SATA Re-driver 0 for main HDD



Vendor1: 0000-001686 TI / SN75LVCP601
Vendor2: 0000-001686 Australia / ASMT486
Partname1:
/S1 - Head Mount to V1 D0
/S2 - Head Mount to V1 D0
/S3 - Head Mount to V1 D0
/S4 - Head Mount to V1 D0



Control Pin --Enable

V1 & ASM 9147

Remark: 0000-001686 TI / SN75LVCP601
Remark: 0000-001686 Australia / ASMT486



TI / SN75LVCP601

Function	Pin No.	Mount
PWR	10, 20	
GND	18, 5, 13	
Enable	7	


TI_DE & EQ Settings

DET / DE2	EQ1 / EQ2	DE	EQ
Pin 8 / Pin 9	Pin 17 / Pin 18		
NC	NC	-4 dB	0 dB
0	0	0 dB	7 dB
1	1	-2 dB	14 dB

TI Device Function





DEW_1	DEW_2	DE Math
Pin 16	Pin 6	
0	0	SATA 3.0/1
1	1	SATA 2/1

ASUS		Product Name	Pin
T168-C		Model & QoS ID	Pin
Design	Rev	Engineer	Pin
Check	Rev	Engineer	Pin




General Name

	Project Name UX562PD	Rev. 1.0
Title : WinCard SSD		
Dept. : 98100001	Engineer : Ryan_Chang	Date :



USB2.0 EMI-Protection




ASUS		Project Name	Rev
UX562FD			R2.0
Title : USB Charger			
Size	Dept.:	Engineer: Ryan_Chang	
Date: Friday, July 13, 2018	Sheet	52	of 100

Main Board

00001-00040000






	mount	
KXTJ2	R0215, R0214	02151-00040000
BMA255	unmount	00001-00040000

G Sensor(C,D part)



I2C address

	mount	KXTJ2	BMA255
Pull High	R0211	00011111a (0DF)	00110011a (10B)
Pull Low	R0212	00011111b (0E7) (Default)	00110011b (10A) (Default)




		Project Name	UX562FD	Rev	12.0
Title : LED_Indicator					
Size	Dept.	Engineer:			
11	MSI-ROJEE1	Ryan_Chang			
Date: Friday, July 13, 2018			Sheet	56	of 102


Justin : Removed no used Discharge circuit
1.8V ,VCCIO,+5VS load switch already build in 180~260 ohm discharge function



+1.2V DISCHARGE





10/17 Ryan add +1.8VS +3VS +5VS DISCHARGE






VCCIO DISCHARGE

R1.1





<Variant Name>



ASUS		Project Name UX562FD	Rev R2.0
Title : DSG_Discharge			
Size A	Dept.: NB1-RD3EE1	Engineer: Ryan_Chang	
Date: Friday, July 13, 2018	Sheet	57	of 102







CNL_PCH_GLIITCH_ISSUE_MITIGATION (CRB V0.8)










PAD & Hole






Card Reader (AU6465RB63-GCF-GR)

Power Trace:
+3VS 40 mils source
+3V CR 40 mils
+3V CARD 40 mils
+3V CARD COM 40 mils
SD Card Power 3.3V 500mA

UTMI (USB2.0
Transceiver Macrocell Interface) power







Source	PN
Main	12023-00015100
2nd	




Variant Name

ASUS		Title : IO_Board(1)_CardReader
ASUS COMPUTER INC. H&M		Engineer: Mario_Jhu
Size	Trapped Name	Rev
B	UX562FD	R2.0
Date: Friday, July 13, 2018	Sheet	63 of 101







GDOS MODE SELECTION

Mode 0: 0 (0x0000)

Mode 1: 1 (0x0001)

Mode 2: 2 (0x0002)

Mode 3: 3 (0x0003)

Mode 4: 4 (0x0004)

Mode 5: 5 (0x0005)

Mode 6: 6 (0x0006)

Mode 7: 7 (0x0007)

Mode 8: 8 (0x0008)

Mode 9: 9 (0x0009)

Mode 10: 10 (0x000A)

Mode 11: 11 (0x000B)


Mode 12: 12 (0x000C)

Mode 13: 13 (0x000D)

Mode 14: 14 (0x000E)

Mode 15: 15 (0x000F)

Mode	Value
Mode 0	0
Mode 1	1
Mode 2	2
Mode 3	3
Mode 4	4
Mode 5	5
Mode 6	6
Mode 7	7
Mode 8	8
Mode 9	9
Mode 10	10
Mode 11	11
Mode 12	12
Mode 13	13
Mode 14	14
Mode 15	15



FBA Partition Memory (2 of 2)

Mode 0: 0 (0x0000)

Mode 1: 1 (0x0001)

Mode 2: 2 (0x0002)

Mode 3: 3 (0x0003)

Mode 4: 4 (0x0004)

Mode 5: 5 (0x0005)

Mode 6: 6 (0x0006)

Mode 7: 7 (0x0007)

Mode 8: 8 (0x0008)

Mode 9: 9 (0x0009)

Mode 10: 10 (0x000A)

Mode 11: 11 (0x000B)


Mode 12: 12 (0x000C)

Mode 13: 13 (0x000D)



Mode 14: 14 (0x000E)

Mode 15: 15 (0x000F)


Mode	Value
Mode 0	0
Mode 1	1
Mode 2	2
Mode 3	3
Mode 4	4
Mode 5	5
Mode 6	6
Mode 7	7
Mode 8	8
Mode 9	9
Mode 10	10
Mode 11	11
Mode 12	12
Mode 13	13
Mode 14	14
Mode 15	15




FBP Partition Memory (1 of 2)




FBP Partition Memory (2 of 2)




CRT DAC_A




LVDS IFPG



LVDS IFPA/B





LVDS IFPE/F





NVDD: Read/Write (mg/100ms)			
	MS102A	MS102B	MS102C
MS102A	MS102B	MS102C	MS102D
MS102A	MS102B	MS102C	MS102D
MS102A	MS102B	MS102C	MS102D

NVDD POWER AND DECOUPLING






NVDD GROUND





Address Extension Table			
Address	Extension	Address	Extension
00000000	00000000	00000000	00000000
00000001	00000001	00000001	00000001
00000002	00000002	00000002	00000002
00000003	00000003	00000003	00000003
00000004	00000004	00000004	00000004
00000005	00000005	00000005	00000005
00000006	00000006	00000006	00000006
00000007	00000007	00000007	00000007
00000008	00000008	00000008	00000008
00000009	00000009	00000009	00000009
0000000A	0000000A	0000000A	0000000A
0000000B	0000000B	0000000B	0000000B
0000000C	0000000C	0000000C	0000000C
0000000D	0000000D	0000000D	0000000D
0000000E	0000000E	0000000E	0000000E
0000000F	0000000F	0000000F	0000000F

Register Address			
Register	Address	Register	Address
00000000	00000000	00000000	00000000
00000001	00000001	00000001	00000001
00000002	00000002	00000002	00000002
00000003	00000003	00000003	00000003
00000004	00000004	00000004	00000004
00000005	00000005	00000005	00000005
00000006	00000006	00000006	00000006
00000007	00000007	00000007	00000007
00000008	00000008	00000008	00000008
00000009	00000009	00000009	00000009
0000000A	0000000A	0000000A	0000000A
0000000B	0000000B	0000000B	0000000B
0000000C	0000000C	0000000C	0000000C
0000000D	0000000D	0000000D	0000000D
0000000E	0000000E	0000000E	0000000E
0000000F	0000000F	0000000F	0000000F




Wishky LAKE IMVP8 Power (2)(For CPU)


+VCCCORE






+VCCGT



+VCCSA



100k 100k 100k 100k







20,30,57,70,88

SUSB_EC#



		Project Name UX562FD		Rev R2
Title : +1.5VS				
Size Custom	Dept.: ASUSTek COMPUTER INC.		Engineer: EASON	
Date: Friday, July 13, 2018		Sheet 84	of 102	




請 check 雙路總電 +12VSUS total 雙路對地電阻不得小於10kOhm

Adaptor Mode (MVPE)

	SW	CS	SA	SD	SB	SB with USB Charger
PSL_ON	1	1	1	1	1	1
SWDWR_ON	1	1	1	1	1	1
SWDWR_ON	1	1	1	1	1	1
SWDWR_ON	1	1	1	1	1	1
SWDWR_ON	1	1	1	1	1	1
SWDWR_ON	1	1	1	1	1	1
SWDWR_ON	1	1	1	1	1	1
SWDWR_ON	1	1	1	1	1	1
SWDWR_ON	1	1	1	1	1	1
SWDWR_ON	1	1	1	1	1	1

Battery Mode (MVPE)

	SW	CS	SA	SD	SB	SB with USB Charger
PSL_ON	1	1	1	1	1	1
SWDWR_ON	1	1	1	1	1	1
SWDWR_ON	1	1	1	1	1	1
SWDWR_ON	1	1	1	1	1	1
SWDWR_ON	1	1	1	1	1	1
SWDWR_ON	1	1	1	1	1	1
SWDWR_ON	1	1	1	1	1	1
SWDWR_ON	1	1	1	1	1	1
SWDWR_ON	1	1	1	1	1	1
SWDWR_ON	1	1	1	1	1	1



ASUS

Project Name: UN5600D













Title: IN - 3VA_DSW/+5VSUS

Rev: 1.0

Design: 10/10/2010 Engineer: Eason

Date: 10/10/2010

Load Switch



File	ASUS
Project	ASUS
Version	1.0
Author	ASUS
Page	1
Engineer	ASUS
Check	ASUS



+NVVDD (For DGPU)

NTFS Boot Voltage = 0.9V
NTFS Boot Voltage = 0.9V

Pin	IO	IO1
1	IO1	IO1
2	IO2	IO2
3	IO3	IO3
4	IO4	IO4
5	IO5	IO5
6	IO6	IO6
7	IO7	IO7
8	IO8	IO8
9	IO9	IO9
10	IO10	IO10

Pin	IO	IO1
1	IO1	IO1
2	IO2	IO2
3	IO3	IO3
4	IO4	IO4
5	IO5	IO5
6	IO6	IO6
7	IO7	IO7
8	IO8	IO8
9	IO9	IO9
10	IO10	IO10

TPFN FUNCTION

Pin	IO	IO1
1	IO1	IO1
2	IO2	IO2
3	IO3	IO3
4	IO4	IO4
5	IO5	IO5
6	IO6	IO6
7	IO7	IO7
8	IO8	IO8
9	IO9	IO9
10	IO10	IO10
11	IO11	IO11
12	IO12	IO12
13	IO13	IO13
14	IO14	IO14
15	IO15	IO15
16	IO16	IO16
17	IO17	IO17
18	IO18	IO18
19	IO19	IO19
20	IO20	IO20
21	IO21	IO21
22	IO22	IO22
23	IO23	IO23
24	IO24	IO24
25	IO25	IO25
26	IO26	IO26
27	IO27	IO27
28	IO28	IO28
29	IO29	IO29
30	IO30	IO30
31	IO31	IO31
32	IO32	IO32

TPFN FUNCTION


RT DCL
RT DCL=88A

Pin	IO	IO1
1	IO1	IO1
2	IO2	IO2
3	IO3	IO3
4	IO4	IO4
5	IO5	IO5
6	IO6	IO6
7	IO7	IO7
8	IO8	IO8
9	IO9	IO9
10	IO10	IO10

RT DCL=88A
RT DCL=88A



Pin	IO	IO1
1	IO1	IO1
2	IO2	IO2
3	IO3	IO3
4	IO4	IO4
5	IO5	IO5
6	IO6	IO6
7	IO7	IO7
8	IO8	IO8
9	IO9	IO9
10	IO10	IO10




<Variant Name>

ASUS		Project Name	Rev
Title :		PW_+1.8V_AON	R2.0
Size	Dept.:	NO Power Team	Engineer: EASON
Date: 2010-09-10	Version: 1.0	Drawn: 80	10

DVS Setting			
Technique	SETTLE AT Output 0 Minus	Technique	SETTLE AT Output 0 Minus (Average)
DDR431	1.50V	DDR431	1.50V
DDR434	1.00V	DDR434	1.00V
DDR434	0.75V	DDR434	0.75V
DDR431	0.50V	DDR431	0.50V


+FBVDDQ [For VRAM]



PT502 測試點 FUS002 測試點位置 Trace 2.1




+1.8VSUS [For GPU]



<Project Name>

ASUS		Project Name	Rev
Title : PHL_+1.8V_ADM		UX562FD	02.0
SGS	Dept.: MO Power Team	Engineer: EASON	
Date	Friday, January 15, 2016	Drawn	07 of 100



Power-On Sequence Timing Diagram Rev.2.0

For Detail power sequence timing spec,
please refer to #543016 chapter 43

